Low-Power Variation-Tolerant Design in Nanometer Silicon

Download or read book Low-Power Variation-Tolerant Design in Nanometer Silicon written by Swarup Bhunia and published by Springer. This book was released on 2014-10-10 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. We consider both logic and memory design aspects and cover modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. This book will discuss current industrial practices and emerging challenges at future technology nodes.